In this work we describe two 40Gb/s modulators that have been developed as part of the "UK Silicon Photonics project", and the European "HELIOS" project. The modulators exploit the carrier depletion effect in MZI configurations.
Introduction
The development of high performance silicon optical modulators is key to many applications in the field of silicon photonics. Over the previous decade the development seen in the performance of silicon optical modulators has been vast. Several routes to modulation have been used to overcome the lack of a strong electro optic effect in silicon. These include the plasma dispersion effect, III-V hybrid device fabrication, SiGe devices, Polymer and Strain induced electro-optic effects. The performance of silicon modulators is now regularly reported in the range from 10Gbit/s up to 40Gbit/s. HELIOS, which is a European FP7 funded project and the UK silicon photonics project (UKSP), funded by the UK Engineering and Physical Sciences Research Council (EPSRC) both involve the development of the different photonic components required to form photonic circuits with a range of functionality. Within both projects there is strong modulator activity with carrier depletion based modulation, and the experimental results of preliminary devices is reported here.
Carrier depletion modulation
Optical modulators based upon free carrier depletion are widely regarded as being the most straightforward approach to achieve high performance modulation in silicon. These devices operate by reverse biasing a diode structure which is incorporated in or around an optical waveguide. The depletion of free carriers therefore interacts with the propagating light causing a change in phase via the plasma dispersion effect. Within the HELIOS project the authors have been responsible for the development of one such modulator, which is shown schematically in cross section in figure 1(a) . 
Figure 1 -(a) Modulator fabricated in a 220nm SOI silicon overlayer (HELIOS project; (b ) Eye diagram 40Gbit/s. 3.5mm MZI (10dB ER).)
The structure is based on silicon-on-insulator (SOI) of 220nm in thickness. The waveguide section and the slab to one side is doped p type. The slab on the other side of the waveguide is then doped n type setting up a pn junction at the edge of the waveguide rib. The concentration of the n type doping is made larger than the p type doping such that the depletion region extends mainly into the waveguide during reverse bias. These lightly doped p and n type regions extend out to meet highly doped regions which in turn provide ohmic contacts to coplanar waveguide electrodes which are used to drive the device. The device has so far demonstrated modulation at 10Gbit/s [1] and more recently 40Gbit/s has been achieved ( figure 1(b) ) [2] .
A further carrier depletion phase modulator is also under development within the UKSP program. It is also based upon a PN diode and has demonstrated 40Gbit/s and 10Gbit/s modulation with extinction ratios up to 6dB and 7dB respectively for both TE and TM polarisations [3] . A schematic of this device is shown in Figure 2 
